Abstract In this work we have investigated the impact of quantum mechanical effects on the device performance of n-type in ultra-scaled SixGe1-x nanowire transistors (NWT) for possible future applications. For the purpose of this paper SixGe1-x NWTs with different SixGe1-x molar fraction has been simulated. However, in all devices the cross-sectional area, dimensions and doping profiles are kept constant in order to provide fair comparison. The design of computational experiment in this work includes nanowire transistors with different gate length of 6nm, 8nm, 10nm, 12nm and 14nm. All wires are simulated with various SixGe1-x ratio. As a result we have established a correlation between the mobile charge distribution in the channel and gate capacitance, drain induced barrier lowering (DIBL) and the sub-threshold slope (SS). The mobile charge to gate capacitance ratio, which is an indicator of the intrinsic speed of the NWTs, is also have been investigated. More importantly all calculations are based on quantum mechanical description of the mobile charge distribution in the channel. This description is based on Schrödinger equation, which is indeed preferred approach for nanowires with such ultra-scale dimensions.
INTRODUCTION
The gate all around (GAA) silicon nanowire FET structure sub-5nm CMOS technology. They are being investigated as an option near the end and beyond the current International Technology Roadmap for Semiconductors (ITRS) [1] [2] [3] [4] . In such ultra-scaled dimensions the quantum mechanical nature of the charge carriers play an important role which dictates the device behaviour and performance. Some of the quantum mechanical effects are related to charge confinement in the direction perpendicular to the transport. As a result, threshold voltage shift is introduced which is directly correlated to reducing the gate-to-charge capacitance and the charge in the channel available for transport. Therefore, accurate description of quantum mechanical effects in such ultra-scaled devices is indeed mandatory [5] [6] [7] [8] [9] [10] [11] .
Moreover, various combinations of device architecture and channel materials have been investigated in order to improve the performance [12] . One possibility is to replace the Si channel with Germanium-(Ge). Ge is of renewed interest as a semiconductor material to complement silicon due to its higher carrier mobility and the trend in gate dielectrics evolution [13] . Ge is also compatible to the existing CMOS technology which makes it easy to integrate. Moreover, using different ratio of Si and Ge, SixGe1-x, can lead to improvement of the material properties and the performance of nanowire transistors (NWT) [13] . Our main aim in this paper is to establish a link between different molar ratio of Si and Ge channel and electrostatic performance on ultra-scaled NWTs, taking into account the quantum confinement effects.
II. DEVICE STRUCTURE
In this paper we consider an n-type test structure of SixGe1-x NWT. All devices have a cylindrical cross-section with diameter of D = 4 nm which is similar to our recently published work [14] , [16] . The channel has a low doping concentration in the gate region and it is warped with a high-k oxide material (Hafnium) while the source and drain region are relatively highly doped. The SixGe1-x molar fraction which is the amount of a constituent (expressed in moles), divided by the total amount of all constituents in a mixture are varied from 10% to 90% for booth Si and Ge in order to find the optimal electrostatic confinement and performance. The transport direction is along <110> crystallographic orientation. All NWTs have effective oxide thickness of tox= 0.8nm, gate length 6, 8, 10, 12 and 14 nm, spacer thickness of 5nm, source/drain doping peak of 2 10 20 cm -3 and channel doping of 10 15 cm -3 . 3D view and the design parameters for all simulated devices are presented in Fig. 1 and Table 1 respectively.
III. SIMULATION METHOD
Our simulations are based on a Poisson-Schrödinger (PS) quantum correction technology achieved in a drift-diffusion 15]. 
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The PS model is coupled with the GARAND drift-diffusion (DD) solution in stages to allow a computationally efficient manner of combining the impact of quantum confinement and carrier transport (as shown Fig .2 ). To achieve this, the DD simulation is carried out until convergence, then the quasiFermi level from the converged DD solution is used as a fixed reference within the PS model to transfer the current transport behavior. The PS model is then solved until convergence to obtain a QM solution of the charge density. After this the QM ter is carried out again until convergence is obtained.
Quantum corrections is included within drift diffusion simulation through the solution of the density gradient equation. This is coupled with both the non-linear Poisson and current continuity solutions and applied to both majority and minority carrier distributions. The quantum corrections modify the carrier distribution in regions of high carrier density variation. The modified carrier density then set an effective quantum potential, applied in the solution of the currentcontinuity equation. In this way the charge distribution in the obtained from the Solution of the Schrodinger equation. The simulations are finished when the current converges. Table 2 QM(VG=0.60V), CG (VG=0.60V) and QM/CG ratio at identical QM(GV=0V) for NWTs at LG=14nm. Fig. 4 presents the gate voltage dependence of the mobile charge in the channel. As expected the mobile charge (QM) and the gate capacitance (CG) increases with increasing gate voltage. Moreover, both the QM and CG reveal their dependence on the Si/Ge molar fraction. In order to evaluate objectively the impact of the Si/Ge QM and CG (VG=0.60V) for identical QM (VG=0.0V). To make this comparison fairer, the QM (VG) curves are aligned by modifying the gate work function.
From Table 2 the following important conclusions can be obtained. Firstly, Si20Ge80 has the highest CG and QM/CG ratio and consistently the lowest value is for pure Si wire. Secondly, increasing Ge concentration leads to almost linear increase of QM/CG ratio. QM/CG The impact of the gate length on the drain-induced barrier lowering (DIBL T D, and sub-threshold slope (SS) is illustrated in Fig. 5 . There is a relatively little difference in the electrostatic behavior between the NTWs with different Si/Ge fraction. Both DIBL and SS increase with decreasing the gate length of the devices. However, there is no significant difference between the values for both descriptors at each gate length. Also the difference in SS and DIBL values increases with decreasing of the gate length. Fig. 6 presents the electron concentration and electrostatic potential for all devices along the transport direction. From the figure is clearly visible that the main difference between the devices is in the channel region. Also the charge in the channel and the potential increase with increasing Si concentration. Fig. 7 reveals the 2D charge distribution in the middle of the channel for all devices. The data show that the charge difference is not significant between various NWTs 
978-1-4673-8609-8/16/$31.00 ©2016 IEEEand the quantum simulations capture the well-known volume inversion effects. As it is expected reducing the channel length leads to decrease in the leakage current for all simulated devices. Additionally, increasing the Ge concentration in the channel reduces the leaked current as wll. For example, silicon channel with 14 nm gate length has the worst Ioff around 5x10 -10 while Si20Ge80 shows the lowest (the best) leakage current about 5x10 -11 for the same gate bias and and gate length. The right hand side of Fig. 8 shows the impact of channel length on Ion/Ioff which has a positive effect on the device performance.
Similarly, to the discussion in the above, the Si20Ge80 devices show the best Ion/Ioff performance in comparison to all other wires. For example at 14 nm gate length the Ion/Ioff ration for Si20Ge80 is around 10 7 while for the silicon transistor is just bellow 10 6 . This ration decreases with decreasing of the channel length but more importantly the trend is consistent for all devices.
V. CONCULUTION
In this paper we have studied the impact of quantum mechanical effects on the electrostatic driven performance of SixGe1-x NWTs at the sub 5-nm CMOS technology. By varying the Si/Ge molar fraction in NWTs, we have established a link between the quantum confinement effects and the electrostatics properties in those devices. We also discuss properties such as DIBL and sub threshold slop SS. Based on our computational experiments we can conclude that the NTW with Si20Ge80 molecular share has the highest QM/CG ratio, the lowest DIBL and sub threshold slop (SS), which makes it the best choice from all investigated devices.
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